A CHRISTMAS AROL

The Spectres of the Past, Present, and Future

Claudio Canella Moritz Lipp Daniel Gruss Michael Schwarz



Background music for the choir song kindly provided by Kerbo-Kev.

- Cooking photos kindly provided by Becca Lee (ladyfaceblog).
- Santa Clause images by http://www.thevectorart.com/
- Some picture components are included from "Mickey's Christmas Carol" under fair use.

Acknowledgements II



We want to thank our collaborators: Anders Fogh, Benjamin von Berg, Daniel Genkin, Dmitry Evtyushkin, Frank Piessens, Jann Horn, Jo Van Bulck, Mike Hamburg, Paul Kocher, Philipp Ortner, Stefan Mangard, Thomas Prescher, Werner Haas, and Yuval Yarom.

The research behind this talk was partially funded by a generous gift from ARM and a generous gift from Intel. Any opinions, findings, and conclusions or recommendations are those of the authors and do not necessarily reflect the views of the funding parties.

















- 1995
- 150 MHz





- 1995
- 150 MHz
- **RISC emulating CISC**





- 1995
- 150 MHz
- RISC emulating CISC
- 256 KB L2 cache integrated!





• 1995

- 150 MHz
- **RISC emulating CISC**
- 256 KB L2 cache integrated!
- branch prediction





• 1995

- 150 MHz
- **RISC emulating CISC**
- 256 KB L2 cache integrated!
- branch prediction
- out-of-order execution

More and More Performance



3

The future is going to be fast:

More and More Performance





The future is going to be fast:


- Apple Al2 Bionic (iPhone X): I6 KB pages \rightarrow I28 KB caches

A CHRISTMAS AROL

Spectres of The Past




• Bug-free software does not mean safe execution






- Bug-free software does not mean safe execution
- Information leaks due to underlying hardware





- Bug-free software does not mean safe execution
- Information leaks due to underlying hardware
- Exploit leakage through side-effects





- Bug-free software does not mean safe execution
- Information leaks due to underlying hardware
- Exploit leakage through side-effects




Power consumption


1) Execution time













• Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)






- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Interface between hardware and software





- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Interface between hardware and software
- Microarchitecture is an ISA implementation





- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Interface between hardware and software
- Microarchitecture is an ISA implementation



















7





7


Modern CPUs contain multiple microarchitectural elements



Caches and buffer Q

Predictor





 Modern CPUs contain multiple microarchitectural elements



Caches and buffer



Predictor



• Transparent for the programmer





 Modern CPUs contain multiple microarchitectural elements



Caches and buffer



Predictor

- Transparent for the programmer

















1337 4242 FOOD CACHE

Revolutionary concept!

Store your food at home, never go to the grocery store during cooking.

Can store **ALL** kinds of food.

ONLY TODAY INSTEAD OF \$1,300



ORDER VIA PHONE: +555 12345



EM ROF SKROW

What could possibly go wrong with <insert x86 instruction here>?



Side effects include side-channel attacks and bypassing kernel ASLR

Clémentine Maurice and Moritz Lipp


What could possibly go wrong with <insert x86 instruction here>?

Clémentine Maurice, Moritz Lipp

December 2016—33rd Chaos Communication Congress


REFRESHING








































Caching speeds up Memory Accesses








Caching speeds up Memory Accesses




D Cache Hits D Cache Misses













REFRESHING




















• Just by looking at cache hits/misses, we can ...

12





Just by looking at cache hits/misses, we can ...
Leak AES keys from the cache





Just by looking at cache hits/misses, we can ...

- Leak AES keys from the cache
- Leak keystroke timings via the cache





Just by looking at cache hits/misses, we can ...

- Leak AES keys from the cache
- Leak keystroke timings via the cache
- Covertly send data through the cache





• Just by looking at cache hits/misses, we can ...

- Leak AES keys from the cache
- Leak keystroke timings via the cache
- Covertly send data through the cache
- Browser, Cloud, TEEs, ...

15:C		¥ 87%£ 1557 ⊕
Google		Ŷ
inst Ca	Play Sto	RE Google
Rtone Contes	te Massagas Int	emet Apps
۲.		=

57 File Edit View Search Terminal Help

shell@zeroflte:/data/local/tmp \$./keyboard_spy -c 0

More and More Performance





The future is going to be fast:

- Apple Al2 Bionic (iPhone X): I6 KB pages \rightarrow I28 KB caches

More and More Performance





The future is going to be fast:

- Apple Al2 Bionic (iPhone X): I6 KB pages \rightarrow I28 KB caches
- Intel \rightarrow more out-of-order parallelism






















A CHRISTMAS (AROL


Spectres of The Present












Instructions are

fetched and decoded in the front-end






Instructions are

- fetched and decoded in the front-end
- dispatched to the backend





Instructions are

- fetched and decoded in the front-end
- dispatched to the backend
- processed by individual execution units



An experiment

(volatile char) 0; array[84 * 4096] = 0;





An experiment

```
*(volatile char*) 0;
array[84 * 4096] = 0;
```

volatile because compiler was not happy

warning: statement with no effect [-Wunused-value]
 (char)0;



An experiment

```
e e
```

```
*(volatile char*) 0;
array[84 * 4096] = 0;
```

volatile because compiler was not happy

warning: statement with no effect [-Wunused-value]
 (char)0;

Static code analyzer is still not happy

warning: Dereference of null pointer

(volatile char)0;





• Flush-Reload over all pages of the array





"Unreachable" code line was actually executed





- "Unreachable" code line was actually executed
- Exception was only thrown afterwards





 Out-of-order instructions leave microarchitectural traces





 Out-of-order instructions leave microarchitectural traces

• We can see them for example in the cache





- Out-of-order instructions leave microarchitectural traces
 - We can see them for example in the cache
- We call them transient instructions





- Out-of-order instructions leave microarchitectural traces
 - We can see them for example in the cache
- We call them transient instructions
- Execution indirectly observable





















=



























Add another layer of indirection to test






Add another layer of indirection to test

• Then check if any part of array is cached





• Flush•Reload over all pages of the array




• Index of cache hit reveals data





Flush-Reload over all pages of the array



- Index of cache hit reveals data
- Permission check fails sometimes

ilicon Graphics,	2c	73	63	69	68	70	61	72	47	20	6e	6f	63	69	6c	69	e01d8150:
Inc. However,	20	2c	72	65	76	65	77	6f	48	20	20	2e	63	6e	49	20	e01d8160:
the authors make	65	6b	61	6d	20	73	72	6f	68	74	75	61	20	65	68	74	e01d8170:
no claim that M	4d	20	74	61	68	74	20	6d	69	61	6c	63	20	6f	6e	20	e01d8180:
esa. is in any w	77	20	79	6e	61	20	6e	69	20	73	69	20	0a	61	73	65	e01d8190:
ay a compatible	20	65	6c	62	69	74	61	70	6d	6f	63	20	61	20	79	61	e01d81a0:
replacement for	20	72	6f	66	20	74	6e	65	6d	65	63	61	6c	70	65	72	e01d81b0:
OpenGL or associ	69	63	6f	73	73	61	20	72	6f	20	4c	47	6e	65	70	4f	e01d81c0:
ated with. Silic	63	69	6c	69	53	20	0a	68	74	69	77	20	64	65	74	61	e01d81d0:
on Graphics, Inc	63	6e	49	20	2c	73	63	69	68	70	61	72	47	20	6e	6f	e01d81e0:
This versi	69	73	72	65	76	20	73	69	68	54	20	0a	2e	20	0a	2e	e01d81f0:
on of Mesa provi	69	76	6f	72	70	20	61	73	65	4d	20	66	6f	20	6e	6f	e01d8200:
des GLX and DRI	20	49	52	44	20	64	6e	61	20	58	4c	47	20	73	65	64	e01d8210:
capabilities: it	74	69	20	3a	73	65	69	74	69	6c	69	62	61	70	61	63	e01d8220:
is capable of.	20	0a	66	6f	20	65	6c	62	61	70	61	63	20	73	69	20	e01d8230:
both direct and	20	64	6e	61	20	74	63	65	72	69	64	20	68	74	6f	62	e01d8240:
indirect renderi	69	72	65	64	6e	65	72	20	74	63	65	72	69	64	6e	69	e01d8250:
ng. For direct	20	74	63	65	72	69	64	20	72	6f	46	20	20	2e	67	6e	e01d8260:
rendering, it ca	61	63	20	74	69	20	2c	67	6e	69	72	65	64	6e	65	72	e01d8270:
in use DRI. modul	60	75	64	6f	6d	20	0a	49	52	44	20	65	73	75	20	6e	e01d8280:





• Kernel addresses in user space are a problem







• Why don't we take the kernel addresses...







• ...and remove them if not needed?





...and remove them if not needed?

• User accessible check in hardware is not reliable





• Unmap the kernel in user space





- Unmap the kernel in user space
- Kernel addresses are then no longer present






- Unmap the kernel in user space
- Kernel addresses are then no longer present
- Memory which is not mapped cannot be accessed at all

KAISER










Kernel View

User View









































More and More Performance



The future is going to be fast:

- Apple Al2 Bionic (iPhone X): I6 KB pages \rightarrow I28 KB caches
- Intel \rightarrow more ports, more parallelism, larger reorder buffer

More and More Performance



3

The future is going to be fast:

- Apple Al2 Bionic (iPhone X): I6 KB pages \rightarrow I28 KB caches
- Intel \rightarrow more ports, more parallelism, larger reorder buffer
- AMD \rightarrow perceptron-based prediction mechanisms




HEY - WHO DOES SUDO REPORT THESE "INCIDENTS" 70?

> YOU KNOW, I'VE NEVER CHECKED.



https://xkcd.com/838/





Let us get rid of bottlenecks



Use the naughty/nice list of last year



Finally, check predictions with list of this year




Throwing away wrongly manufactured presents




S Correct predictions result in free time










































if (index < 4) then else Prediction

0


index = 1;

LUT[data[index] * 4096]



















index = 2; char* data = "textKEY";




0




















index = 3; char* data = "textKEY";




0

LUT[data[index] * 4096]




















index = 4;


char* data = "textKEY";















index = 5;char* data = "textKEY"; if (index < 4) Speculate e/se ther

Prediction

0


LUT[data[index] * 4096]






index = 5;


char* data = "textKEY";






















index = 6;

char* data = "textKEY";



REFRESHING

Spectre-BTB (aka Spectre Variant 2)

Animal* a = bird;

a->move()

swim()


SWINC


0

Prediction LUT[data[index] * 4096]

£130







Spectre-BTB (aka Spectre Variant 2)

Animal* a = bird;

a->move()

swim()


SWINC


0

Prediction LUT[data[index] * 4096]

\$130







Spectre-BTB (aka Spectre Variant 2)


Animal* a = bird;

a->move()

fly()

Swin


0



£130



Animal* a = bird;



DEFDESHING

Spectre-BTB (aka Spectre Variant 2)

Animal* a = bird;

a->move()

fly()

SWINC

0



LUT[data[index] * 4096]



Animal* a = fish;

a->move()




0

LUT[data[index] * 4096]



Animal* a = fish;





Animal* a = fish;


a->move()




0

LUT[data[index] * 4096]










Animal* a = fish;


a->move()


0




LUT[data[index] * 4096]































operation #n


time



operation #n
prediction


time






time






















































More and More Performance



3

The future is going to be fast:

- Apple Al2 Bionic (iPhone X): I6 KB pages \rightarrow I28 KB caches
- Intel \rightarrow more ports, more parallelism, larger reorder buffer
- AMD \rightarrow perceptron-based prediction mechanisms

A CHRISTMAS AROL

SPECTRES OF THE FUTURE X







• Protection key for a group of pages

Intel MPK





Protection key for a group of pages

 4 bits in PTE identify key for protected memory regions

Intel MPK





- Protection key for a group of pages
- 4 bits in PTE identify key for protected memory regions
- Quick update of access rights

Meltdown-PK





• Protection keys are lazily enforced

Meltdown-PK





- Protection keys are lazily enforced
- Protected value is forwarded to transient instructions



x86 provides dedicated instruction raising #BR exception if bound-range is exceeded







- x86 provides dedicated instruction raising #BR exception if bound-range is exceeded
- Data used in transient execution





- x86 provides dedicated instruction raising #BR exception if bound-range is exceeded
- Data used in transient execution
- Attacker determines accessed cache line using Flush+Reload

Messages in this thread	Been Jondeslu ()
	From Tom Lendacky <>
 First message in thread Tom Lendacky 	Subject [FAICH] X60/Cpu, X60/pti. Do not enable FII on Amb piccessors
Dave Hansen	Date Tue, 26 Dec 2017 23:43:54 -0600
 Tom Lendacky Borislav Petkov tip-bot for Tom Lendacky Pavel Machek Brian Gerst Thomas Gleixner 	AMD processors are not subject to the types of attacks that the kernel page table isolation feature protects against. The AMD microarchitecture does not allow memory references, including speculative references, that access higher privileged data when running in a lesser privileged mode when that access would result in a page fault. Disable page table isolation by default on AMD processors by not setting
Patch in this message	the X86_BUG_CPU_INSECURE feature, which controls whether X86_FEATURE_PTI is set.
• Get diff 1	Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com></thomas.lendacky@amd.com>
	arch/x86/kernel/cpu/common.c 4 ++ 1 file changed, 2 insertions(+), 2 deletions(-)
	diffgit a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index c47de4e7d9e3b0 100644 a/arch/x86/kernel/cpu/common.c +++ b/arch/x86/kernel/cpu/common.c @@ -923.8 +923.8 @@ static voidinit early_identify_cpu(struct_cpuinfo_x86 *c)
	<pre>setup_force_cpu_cap(X86_FEATURE_ALWAYS);</pre>
	<pre>- /* Assume for now that ALL x86 CPUs are insecure */ - setup_force_cpu_bug(X86_BUG_CPU_INSECURE); + if (c-x86 vendor != X86 VEND0R AMD) + setup_force_cpu_bug(X86_BUG_CPU_INSECURE);</pre>
	<pre>fpuinit_system(c);</pre>


Messages in this	
thread	From Tom Lendacky <>
• First message in thread	Subject [PATCH] x86/cpu, x86/pti: Do not enable PTI on AMD processors ổ ^{share}
 Tom Lendacky Dave Hansen 	Date Tue, 26 Dec 2017 23:43:54 -0600
 Tom Lendacky Borislav Petkov tip-bot for Tom Lendacky Pavel Machek Brian Gerst Thomas Gleixner 	AMD processors are not subject to the types of attacks that the kernel page table isolation feature protects against. The AMD microarchitecture does not allow memory references, including speculative references, that access higher privileged data when running in a lesser privileged mode when that access would result in a page fault. Disable page table isolation by default on AMD processors by not setting
Patch in this message	the X86_BUG_CPU_INSECURE feature, which controls whether X86_FEATURE_PTI is set.
• Get diff 1	Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> arch/x86/kernel/cpu/common.c 4 ++ l file changed, 2 insertions(+), 2 deletions(-)</thomas.lendacky@amd.com>
	diffgit a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index c47de4e7d9e3b0 100644 a/arch/x86/kernel/cpu/common.c +++ b/arch/x86/kernel/cpu/common.c @@ -923,8 +923,8 @@ static voidinit early_identify_cpu(struct cpuinfo_x86 *c)
	<pre>setup_force_cpu_cap(X86_FEATURE_ALWAYS);</pre>
	<pre>- /* Assume for now that ALL x86 CPUs are insecure */ - setup_force_cpu_bug(X86 BUG_CPU_INSECURE); + if (c-x86 vendor) = x86 VENDOR AMD) + setup_force_cpu_bug(X86_BUG_CPU_INSECURE);</pre>
	<pre>fpuinit_system(c);</pre>

Messages in this	
thread	From Tom Lendacky <>
• First message in thread	Subject [PATCH] x86/cpu, x86/pti: Do not enable PTI on AMD processors 😳 ^{share}
 Tom Lendacky Dave Hansen 	Date Tue, 26 Dec 2017 23:43:54 -0600
 Tom Lendacky Borislav Petkov tip-bot for Tom Lendacky Pavel Machek Brian Gerst Thomas Gleixner 	AMD processors are not subject to the types of attacks that the kernel page table isolation feature protects against. The AMD microarchitecture does not allow memory references, including speculative references, that access higher privileged data when running in a lesser privileged mode when that access would result in a page fault. Disable page table isolation by default on AMD processors by not setting
Patch in this message	the X86_BUG_CPU_INSECURE feature, which controls whether X86_FEATURE_PTI is set.
• Get diff 1	Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com></thomas.lendacky@amd.com>
	arch/x86/kernel/cpu/common.c 4 ++ 1 file changed, 2 insertions(+), 2 deletions(-)
	diffgit a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index c47de4e7d9e3b0 100644 a/arch/x86/kernel/cpu/common.c
	+++ b/arch/x86/kernel/cpu/common.c @@ -923,8 +923,8 @@ static voidinit early_identify_cpu(struct cpuinfo_x86 *c)
	<pre>setup_force_cpu_cap(X86_FEATURE_ALWAYS);</pre>
	<pre>- /* Assume for now that ALL x86 CPUs are insecure */ - setup_force_cpu_bug(X86 BUG CPU_INSECURE); + if (c->x86_vendor.t=_X86 VENDOR_AMD) + setup_force_cpu_bug(X86_BUG_CPU_INSECURE);</pre>
	<pre>fpu_init_system(c);</pre>





- x86 provides dedicated instruction raising #BR exception if bound-range is exceeded
- Data used in transient execution
- Attacker determines accessed cache line using Flush+Reload
- First Meltdown-type attack on AMD



Meltdown Defense Categorization



Meltdown defenses in 2 categories:

Meltdown Defense Categorization



Meltdown defenses in 2 categories:



DI Architecturally inaccessible data is also microarchitecturally inaccessible **Meltdown Defense Categorization**



Meltdown defenses in 2 categories:





DI Architecturally inaccessible data is also microarchitecturally inaccessible D2 Preventing occurrence of faults

Meltdown-P Mitigation



Meltdown-P Mitigation





Clear phyiscal address field of unmapped PTEs

Meltdown-P Mitigation







Clear phyiscal address field of unmapped PTEs Flush LI upon switching protection domains




Transient Execution Attacks: Classification



Transient cause?


Transient Execution Attacks: Classification






Transient Execution Attacks: Classification































Spectre: Mistraining Strategies
















1 8 8 A 1.

	Metho	Attack	SP	ectr'	e-phi ectro	eratie-pspectre-s	TL
	same-address-space	in-place	•	*	•		2
Intel	sume und ess space		*	*	•	0	
Tunci	cross-address-space		*	•	•	0	
	ci uss-udui ess-spuce	a-address-space in-place • * out-of-place * * in-place * in-place * out-of-place * out-of-place * in-place * out-of-place *	•	•	0		
and the second	samo-addross-space		•	*	•	•	
ARM	sume-uuuress-space	out-of-place	*	*	•	0	
AKIM	cross-address-space	in-place	*	•	*	0	-
	cross-address-space	out-of-place	*	☆	☆	0	




4 0 0

	Metho	Attack	SP	ectre	ectr ectr sp	ectrer,	re-stl
	same-address-space	in-place	•	*	•	•	
Intel	sume undi ess spuce	out-of-place	*	*	•	0	
TILLEI	cross-address-space	in-place	*	•	•	0	
	ci uss-udui ess-spuce	out-of-place	*	•	•	0	
-	camo-addroce-enaco	in-place	•	*	•	•	75/1
ARM	sume-dudi ess-space	out-of-place	*	☆	•	0	
AKM		in-place	- * -	•	*	0	
	cross-address-space same-address-space cross-address-space cross-address-space in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac in-place out-of-plac	out-of-place	*	☆	☆	0	
T	camo-addross-space	in-place	•	*	*	•	al and
AAAD	sume-uuuress-space	out-of-place	*	☆	*	0	
AMD		in-place	*		*	0	
	cross-address-space	out-of-place	*	☆	*	0	

Super Effective Solution: Drilling template






Drilling template (@kreon_nrw)



Spectre defenses in 3 categories:



Spectre defenses in 3 categories:



CI Mitigate or reduce accuracy of covert channels



Spectre defenses in 3 categories:



CI Mitigate or reduce accuracy of covert channels



C2 Mitigate or abort speculation



Spectre defenses in 3 categories:



CI Mitigate or reduce accuracy of covert channels






C2 Mitigate or abort speculation C3 Ensure secret cannot be reached

Spectre Defenses: Microarchitectural Target





Site Isolation





• Each site executed in its own process

Site Isolation





Each site executed in its own process → limits amount of data that is exposed

Site Isolation





- Each site executed in its own process
 → limits amount of data that is exposed
- Chrome 67: default, Firefox: work in progress

Serialization



Insert instructions stopping speculation

Serialization



• Insert instructions stopping speculation \rightarrow insert after every bounds check

Serialization



田

- Insert instructions stopping speculation
- \rightarrow insert after every bounds check
 - x86: LFENCE, ARM: CSDB with conditional selects or moves





Make transient loads invisible in the cache hierarchy





- Make transient loads invisible in the cache hierarchy
- \rightarrow all transient loads use a speculative buffer






- Make transient loads invisible in the cache hierarchy
- \rightarrow all transient loads use a speculative buffer
- Correct prediction: buffer content loaded into cache





- Make transient loads invisible in the cache hierarchy
- → all transient loads use a speculative buffer
- Correct prediction: buffer content loaded into cache
- Wrong prediction: transient load is reverted



pectre	: Defense	e Ana	lys	is															5		f
				Sec	S		Ffing	je	Value	Masking	Mation					The state	ation	"racking	Keduction	BB	
	Attack	efense	Invisio	Safern	DAWG	RSB Ct	Retpoli	Poison	Index		SLH	YSNB	IBRS	STIPR	IBPB	Seriou	Taint r	- /	Sloth A	51	
Intel	Spectre Spectre Spectre Spectre	-BTB -RSB				$\diamond \diamond \diamond \diamond \diamond$	$\diamond \bullet \diamond \diamond \diamond$	•	$\bullet \diamond \diamond \diamond$		• • • •	0000	$\diamond \bullet \diamond \diamond$	$\diamond \bullet \bullet \diamond$	$\diamond \diamond \diamond \diamond$	$\circ \diamond \diamond \diamond$		0000		◊ ◊ ◊	

Defense And	Iys	is																
Defense Attack	Invisio	Safec	DAWG	RSB St	Retpoli	Poison 1.	Inder value	Site Te	SLH "Jolation	YSNB	TBRS	STIPP	IBPR	Seriot:	Tain+ -	Timer - acking	Sloth Reduction	
Spectre-PHT				\$	\diamond	•	0	0	•	0	\$	0	0	0	-	0		♦
Spectre-RSB				Õ	\$	\diamond	\diamond	0	\diamond	\diamond	\$	\$	\$	\diamond		0	\diamond	\diamond
				\diamond	\diamond	\$	\$	0	\$	\$	\$	\diamond	\$	\$	-	0		•
Spectre-BTB				\diamond	•	\$	0	0	•	0	\diamond	\diamond	\diamond	0		0	♦	\diamond
Spectre-RSB				•	\diamond	\diamond	\diamond	0	\diamond	\diamond	\diamond	\diamond	\diamond	\diamond		0	\diamond	\diamond
	Defense Attack Spectre-PHT Spectre-BTB Spectre-RSB Spectre-STL Spectre-PHT Spectre-BTB Spectre-RSB	Defense Attack Spectre-PHT Spectre-BTB Spectre-RSB Spectre-STL Spectre-STL Spectre-PHT Spectre-BTB	Spectre-PHTISpectre-BTBISpectre-RSBISpectre-STLISpectre-PHTISpectre-BTBISpectre-RSBI	Defense 30 30 Attack 5 5 30 Spectre-PHT 0 0 0 Spectre-BTB 0 0 0 Spectre-RSB 0 0 0 Spectre-STL 0 0 0 Spectre-PHT 0 0 0 Spectre-BTB 0 0 0 Spectre-PHT 0 0 0 Spectre-BTB 0 0 0 Spectre-RSB 0 0 0	Defense Attack Spectre-PHT Spectre-BTB Spectre-RSB Spectre-STL Spectre-PHT Spectre-BTB Spectre-PHT Spectre-BTB Spectre-BTB Spectre-RSB	Defense Jog og o	Defense Jogo Status Jogo Status	Defense Jog og o	Defense Jog of the sector Jog	Defense Jogo Status <	Defense Jogo do signal Jogo do signal	Defense Jogo of the sector of th	Defense Jogo do	Defense Jogo Status <	Defense Jogo do sol do so	Defense Jogo do	Defense Jogo do sol do so	Defense July 1000 July 1000

stre:	Defense Ana	lysi	S															REF
	Defense	InvisiSpe	Sofesbec	Rsp c	Retnon	Poiso	Inden Value	Site re Masking	SLH solation	YSNR	IBRS	STIDD	IBPR	Seriot.	Tain+	Times Iracking	Sloth Reduction	SSBn
24	Spectre-PHT] 🔷	\diamond	•	0	0	•	0	\diamond	\diamond	\diamond	0		0		\diamond
Intel	Spectre-BTB) 🔷	•	\diamond	\diamond	0	\diamond	\diamond	•	0	0	\diamond	-	0	\diamond	\diamond
amer	Spectre-RSB] ()	\diamond	\diamond	\diamond	0	\diamond	\diamond	\diamond	\diamond	\diamond	\diamond		0	\diamond	\diamond
	Spectre-STL				\diamond	\diamond	\diamond	0	\diamond	\diamond	\diamond	\diamond	\diamond	\diamond	-	0		•
	Spectre-PHT] 🔷	\diamond	٠	0	0	•	0	\diamond	\diamond	\diamond	0		0		\Diamond
ARM	Spectre-BTB) 🔷	•	\diamond	\diamond	0	\diamond	\diamond	\diamond	\diamond	\diamond	\diamond		•	\diamond	\diamond
AKIM	Spectre-RSB			0	\diamond	\diamond	\diamond	0	\diamond	\diamond	\diamond	\Diamond	\diamond	\diamond	-	0	\diamond	\diamond
	Spectre-STL				\diamond	\Diamond	\diamond	0	\diamond	\diamond	\diamond	\diamond	\Diamond	\diamond		0	-	•
	Spectre-PHT				\Diamond	•	0	0	•	0	\Diamond	\Diamond	\Diamond	0	2	0		\diamond
AAAD	Spectre-BTB) 🔷	•	\diamond	\diamond	0	\Diamond	\Diamond	-			\Diamond	-	0	\diamond	\diamond
AMD	Spectre-RSB			0	\diamond	\diamond	\diamond	0	\diamond	\diamond	\Diamond	\Diamond		\diamond	-	0	\diamond	\diamond
	Spectre-STL				\diamond	0	\diamond	Õ	0	\Diamond	0	\diamond	\diamond	0	-	0	-	-

Linux 4.19.4 & 4.14.83 Released With STIBP Code Dropped

Written by Michael Larabel in Linux Kernel on 24 November 2018 at 09:00 AM EST. 6 Comments



On Friday marked the release of the Linux 4.19.4 kernel as well as 4.14.83 and 4.9.139.

Greg Kroah-Hartman issued this latest round of stable point releases as basic maintenance updates. While these point releases don't tend to be too notable and generally go unmentioned on Phoronix, this round is worth pointing out since 4.19.4 and 4.14.83 are the releases that end up reverting the STIBP behavior that applied Single Thread Indirect Branch Predictors to all processes on supported systems. That is what was introduced in Linux 4.20 and then back-ported to the 4.19/4.14 LTS branches, which in turn hurt the performance a lot. So for now the code is removed.

Linux 4.19.4 & 4.14.83 Released With STIBP Code Dropped

Written by Michael Larabel in Linux Kernel on 24 November 2018 at 09:00 AM EST. 6 Comments



On Friday marked the release of the Linux 4.19.4 kernel as well as 4.14.83 and 4.9.139.

Greg Kroah-Hartman issued this latest round of stable point releases as basic maintenance updates. While these point releases don't tend to be too notable and generally go unmentioned on Phoronix, this round is worth pointing out since 4.19.4 and 4.14.83 are the releases that end up reverting the STIBP behavior that applied Single Thread Indirect Branch Predictors to all processes on supported systems. That is what was introduced in Linux 4.20 and then back-ported to the 4.19/4.14 LTS branches, which in turn hurt the performance a lot. So for now the code is removed.

Linux 4.19.4 & 4.14.83 Released With STIBP Code Dropped

Written by Michael Larabel in Linux Kernel on 24 November 2018 at 09:00 AM EST. 6 Comments



On Friday marked the release of the Linux 4.19.4 kernel as well as 4.14.83 and 4.9.139.

Greg Kroah-Hartman issued this latest round of stable point releases as basic maintenance updates. While these point releases don't tend to be too notable and generally go unmentioned on Phoronix, this round is worth pointing out since 4.19.4 and 4.14.83 are the releases that end up reverting the STIBP behavior that applied Single Thread Indirect Branch Predictors to all processes on supported systems. That is what was introduced in Linux 4.20 and then back-ported to the 4.19/4.14 LTS branches, which in turn hurt the performance a lot. So for now the code is removed.

Linux 4.19.4 & 4.14.83 Released With STIBP Code Dropped

Written by Michael Larabel in Linux Kernel on 24 November 2018 at 09:00 AM EST. 6 Comments




On Friday marked the release of the Linux 4.19.4 kernel as well as 4.14.83 and 4.9.139.


Greg Kroah-Hartman issued this latest round of stable point releases as basic maintenance updates. While these point releases don't tend to be too notable and generally go unmentioned on Phoronix, this round is worth pointing out since 4.19.4 and 4.14.83 are the releases that end up reverting the STIBP behavior that applied Single Thread Indirect Branch Predictors to all processes on supported systems. That is what was introduced in Linux 4.20 and then back-ported to the 4.19/4.14 LTS branches, which in turn hurt the performance a lot. So for now the code is removed.




Transient cause?



















REFRESHING






















We have ignored microarchitectural attacks for many years:

• attacks on crypto





We have ignored microarchitectural attacks for many years:

- attacks on crypto \rightarrow "software should be fixed"





- attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR





- attacks on crypto → "software should be fixed"
- attacks on ASLR \rightarrow "ASLR is broken anyway"





- attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR \rightarrow "ASLR is broken anyway"
- attacks on TEEs





- attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR \rightarrow "ASLR is broken anyway"
- attacks on TEEs \rightarrow "not within threat model"





- attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR \rightarrow "ASLR is broken anyway"
- attacks on TEEs \rightarrow "not within threat model"
- Rowhammer





- attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR \rightarrow "ASLR is broken anyway"
- attacks on TEEs \rightarrow "not within threat model"





- attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR \rightarrow "ASLR is broken anyway"
- attacks on TEEs \rightarrow "not within threat model"
- \rightarrow for years we solely optimized for performance









Optimizations always come at a cost





Optimizations always come at a cost

 Some mitigations cost more than gained by the feature they defend





- Optimizations always come at a cost
- Some mitigations cost more than gained by the feature they defend
- Transient-execution attacks will keep us busy for a while

A CHRISTMAS GROL

The Spectres of the Past, Present, and Future









Moritz Lipp "Past" @mlqxyz Michael Schwarz "Present" @misc0110 Claudio Canella "Future" @cc0x1f Daniel Gruss "Scrooge" @lavados