

Factor: Das Unfassbare

Die Geschichte von
Meltdown und Spectre

Michael Schwarz
(@misc0110)

Introduction



Is this all a conspiracy?

- Vulnerability existed for **many years**



Is this all a conspiracy?

- Vulnerability existed for **many years**
- No one discovered it before



Is this all a conspiracy?

- Vulnerability existed for **many years**
- No one discovered it before
- Suddenly, **4** independent teams discover it within **6 months**



Is this all a conspiracy?

- Vulnerability existed for **many years**
- No one discovered it before
- Suddenly, **4** independent teams discover it within **6 months**
- Let's create an evidence board













































Not a conspiracy

- Tools to detect the bug only invented in 2014



Not a conspiracy

- Tools to detect the bug only invented in 2014
- No broad interest in microarchitectural attacks before



Not a conspiracy

- Tools to detect the bug only invented in 2014
- No broad interest in microarchitectural attacks before
- Discovering teams quite knowledgeable in this area



Not a conspiracy

- Tools to detect the bug only invented in 2014
- No broad interest in microarchitectural attacks before
- Discovering teams quite knowledgeable in this area
- The bug was “ripe” ⇒ a consequence of research in this area



Not a conspiracy

- Tools to detect the bug only invented in 2014
- No broad interest in microarchitectural attacks before
- Discovering teams quite knowledgeable in this area
- The bug was “ripe” ⇒ a consequence of research in this area
→ bug collision nearly inevitable



You realize it is something big when...



You realize it is something big when...

- it is in the **news**, all over the world









SECURITY FLAW REVEALED

Intel (Prev)

45.26

-1.59

[-3.39%]

Intel (After Hours)

44.85

-0.41

[-0.91%]

**CAPITAL
CONNECTION**

SHROUT: ISSUE NOT UNIQUE TO
INTEL, BUT IT'S AFFECTED THE MOST

CNBC



You realize it is something big when...

- it is in the **news**, all over the world
- you get a **Wikipedia** article in multiple languages

Not logged in Talk Contributions Create account Log in

Article Talk Read Edit View history Search Wikipedia

Meltdown (security vulnerability)

From Wikipedia, the free encyclopedia

Meltdown is a hardware vulnerability affecting Intel x86 microprocessors and some ARM-based microprocessors.^{[1][2][3]} It allows a rogue process to read all memory, even when it is not authorized to do so.

Meltdown affects a wide range of systems. At the time of disclosure, this included all devices running any but the most recent and patched versions of iOS,^[4] Linux^{[5][6]}, macOS,^[4] or Windows. Accordingly, many servers and cloud services were impacted,^[7] as well as a potential majority of smart devices and embedded devices using ARM based processors (mobile devices, smart TVs and others), including a wide range of networking equipment. A purely software workaround to Meltdown has been assessed as slowing computers between 5 and 30 percent in certain specialized workloads,^[8] although companies responsible for software correction of the exploit are reporting minimal impact from general benchmark testing.^[9]

Meltdown was issued a Common Vulnerabilities and Exposures ID of CVE-2017-5754^[10], also known as *Rogue Data Cache Load*,^[2] in January 2018. It was disclosed in conjunction with another exploit, Spectre, with which it shares some, but not all characteristics. The Meltdown and Spectre vulnerabilities are considered "catastrophic".



MELTDOWN

The logo used by the  team that discovered the vulnerability



WIKIPEDIA
The Free Encyclopedia

Main page
Contents
Featured content
Current events
Random article
Donate to Wikipedia
Wikipedia store

Interaction
Help
About Wikipedia
Community portal
Recent changes
Contact page

Tools
What links here
Related changes
Upload file

Not logged in Talk Contributions Create account Log in

Article Talk

Read Edit View history

Search Wikipedia




Spectre (security vulnerability)

From Wikipedia, the free encyclopedia

Spectre is a **vulnerability** that affects modern microprocessors that perform **branch prediction**.^{[1][2][3]} On most processors, the **speculative execution** resulting from a branch misprediction may leave observable side effects that may reveal private data to attackers. For example, if the pattern of memory accesses performed by such speculative execution depends on private data, the resulting state of the data cache constitutes a **side channel** through which an attacker may be able to extract information about the private data using a **timing attack**.^{[4][5][6]}

Two Common Vulnerabilities and Exposures IDs related to Spectre, CVE-2017-5753^[7] (bounds check bypass) and CVE-2017-5715^[8] (branch target injection), have been issued.^[7] JIT engines used for JavaScript were found vulnerable. A website can read data stored in the browser for another website, or the browser's memory itself.^[8]

Several procedures to help protect home computers and related devices from the Spectre (and Meltdown) security vulnerabilities have been published.^{[9][10][11][12]} Spectre patches have been reported to significantly slow down performance, especially on older computers; on the newer 8th generation Core platforms, benchmark performance drops of 2–14 percent have been measured.^[13] Meltdown patches may also produce performance loss.^{[5][14][15]} On January 18, 2018, unwanted reboots, even for newer Intel chips, due to



SPECTRE

A logo created for the vulnerability, featuring a ghost with a branch



You realize it is something big when...

- it is in the **news**, all over the world
- you get a **Wikipedia** article in multiple languages
- there are **comics**, including xkcd

THE MELTDOWN AND SPECTRE EXPLOITS USE "SPECULATIVE EXECUTION?" WHAT'S THAT?

YOU KNOW THE TROLLEY PROBLEM? WELL, FOR A WHILE NOW, CPUS HAVE BASICALLY BEEN SENDING TROLLEYS DOWN BOTH PATHS, QUANTUM-STYLE, WHILE AWAITING YOUR CHOICE. THEN THE UNNEEDED "PHANTOM" TROLLEY DISAPPEARS.



THE PHANTOM TROLLEY ISN'T SUPPOSED TO TOUCH ANYONE. BUT IT TURNS OUT YOU CAN STILL USE IT TO DO STUFF. AND IT CAN DRIVE THROUGH WALLS.




THAT SOUNDS BAD.

HONESTLY, I'VE BEEN ASSUMING WE WERE DOOMED EVER SINCE I LEARNED ABOUT ROWHAMMER.



WHAT'S THAT?

IF YOU TOGGLE A ROW OF MEMORY CELLS ON AND OFF REALLY FAST, YOU CAN USE ELECTRICAL INTERFERENCE TO FLIP NEARBY BITS AND—
DO WE JUST SUCK AT... COMPUTERS?



YUP.




ESPECIALLY SHARED ONES.

SO YOU'RE SAYING THE CLOUD IS FULL OF PHANTOM TROLLEYS ARMED WITH HAMMERS.

...YES. THAT IS EXACTLY RIGHT.
OKAY. I'LL, UH... INSTALL UPDATES?



GOOD IDEA.




CommitStrip.com



You realize it is something big when...


- it is in the **news**, all over the world
- you get a **Wikipedia** article in multiple languages
- there are **comics**, including xkcd
- you get a lot of **Twitter** follower after Snowden mentioned you






MELTDOWN


- Kernel is isolated from user space




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel
- There is only a well-defined interface → **syscalls**




- Breaks isolation between applications and kernel




- Breaks isolation between applications and kernel
- User applications can access kernel addresses




- Breaks isolation between applications and kernel
- User applications can access kernel addresses
- Entire physical memory is mapped in the kernel




- Breaks isolation between applications and kernel
 - User applications can access kernel addresses
 - Entire physical memory is mapped in the kernel
- Meltdown can read whole DRAM







- Only on Intel CPUs and some ARM^s (Cortex A75)



- Only on Intel CPUs and some ARM_s (Cortex A75)
- AMD and other ARM_s seem to be unaffected



- Only on Intel CPUs and some ARM_s (Cortex A75)
- AMD and other ARM_s seem to be unaffected
- Common cause: permission check done in parallel to load instruction



- Only on Intel CPUs and some ARM_s (Cortex A75)
- AMD and other ARM_s seem to be unaffected
- Common cause: permission check done in parallel to load instruction
- Race condition between permission check and dependent operation(s)









1337 4242

FOOD CACHE

Revolutionary concept!

Store your food at home,
never go to the grocery store
during cooking.

Can store **ALL** kinds of food.



ONLY TODAY INSTEAD OF ~~\$1,300~~

\$1,299

ORDER VIA PHONE: +555 12345





```
printf("%d", i);  
printf("%d", i);
```




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss



```
printf("%d", i);  
printf("%d", i);
```

Cache miss
Cache hit




DRAM access,
slow

`printf("%d", i);`

`printf("%d", i);`

Cache miss

Cache hit



DRAM access,
slow


`printf("%d", i);`

`printf("%d", i);`

Cache miss

Cache hit

No DRAM access,
much faster




Shared Memory


ATTACKER


flush
access


VICTIM


access






















Back to Work

*7. Serve with cooked
and peeled potatoes*





Wait for an hour





Wait for an hour

LATENCY

*1. Wash and cut
vegetables*

*2. Pick the basil leaves
and set aside*

*3. Heat 2 tablespoons of
oil in a pan*

*4. Fry vegetables until
golden and softened*



Dependency

1. Wash and cut vegetables
2. Pick the basil leaves and set aside
3. Heat 2 tablespoons of oil in a pan
4. Fry vegetables until golden and softened

Parallelize



```
int width = 10, height = 5;


float diagonal = sqrt(width * width
                      + height * height);
int area = width * height;

printf("Area %d x %d = %d\n", width, height, area);
```

Dependency

```
int width = 10, height = 5;  
  
float diagonal = sqrt(width * width  
                      + height * height);  
  
int area = width * height;  
  
printf("Area %d x %d = %d\n", width, height, area);
```

Parallelize





- Find something human readable, e.g., the Linux version

```
# sudo grep linux_banner /proc/kallsyms  
ffffffff81a000e0 R linux_banner
```



```
char data = *(char*)0xffffffff81a000e0;  
printf("%c\n", data);
```



- Compile and run

```
segfault at ffffffff81a000e0 ip 0000000000400535  
sp 00007ffce4a80610 error 5 in reader
```



- Compile and run

```
segfault at ffffffff81a000e0 ip 0000000000400535  
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are of course not accessible



- Compile and run

```
segfault at ffffffff81a000e0 ip 0000000000400535  
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are of course not accessible
- Any invalid access throws an exception → segmentation fault

- Just catch the segmentation fault!





- Just catch the segmentation fault!
- We can simply install a signal handler



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value
- Sounds like a good idea



- Still no kernel memory



- Still no kernel memory
- Maybe it is not that straight forward



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work
- Are privilege checks also done when executing instructions out of order?



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work
- Are privilege checks also done when executing instructions out of order?
- Problem: out-of-order instructions are not visible

- Adapted code

```
* (volatile char*) 0;  
array[84 * 4096] = 0;
```



- Adapted code

```
* (volatile char*)0;  
array[84 * 4096] = 0;
```

- volatile because compiler was not happy

```
warning: statement with no effect [-Wunused-value]  
*(char*)0;
```





- Adapted code

```
* (volatile char*)0;  
array[84 * 4096] = 0;
```

- volatile because compiler was not happy


```
warning: statement with no effect [-Wunused-value]  
*(char*)0;
```

- Static code analyzer is still not happy

```
warning: Dereference of null pointer  
*(volatile char*)0;
```




- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed
- Exception was only thrown afterwards



- Out-of-order instructions leave microarchitectural traces



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**
- We can indirectly observe the execution of transient instructions

- Maybe there is no permission check in transient instructions...





- Maybe there is no permission check in transient instructions...
- ...or it is only done when committing them



- Maybe there is no permission check in transient instructions...
- ...or it is only done when committing them
- Add another layer of indirection to test

```
char data = *(char*)0xffffffff81a000e0;  
array[data * 4096] = 0;
```




- Maybe there is no permission check in transient instructions...
- ...or it is only done when committing them
- Add another layer of indirection to test

```
char data = *(char*)0xffffffff81a000e0;  
array[data * 4096] = 0;
```

- Then check whether any part of array is cached




- Flush+Reload over all pages of the array





- Index of cache hit reveals data



- Flush+Reload over all pages of the array




- Index of cache hit reveals data
- Permission check is in some cases not fast enough




And now?...


- Kernel addresses in user space are a problem

- Kernel addresses in user space are a problem
- Why don't we take the kernel addresses...





- ...and remove them if not needed?



- ...and remove them if not needed?
- User accessible check in hardware is not reliable



- Let's just unmap the kernel in user space



- Let's just unmap the kernel in user space
- Kernel addresses are then no longer present



- Let's just unmap the kernel in user space
- Kernel addresses are then no longer present
- Memory which is not mapped cannot be accessed at all





K_{er}n_el A_{dd}r_es_s I_{sol}at_{ion} t_o h_av_e S_{ide} c_han_{nel}s E_{ff}ici_{en}tly R_{em}o_ve_d

KAISER /'kʌɪzə/

1. [german] Emperor, ruler of an empire
2. largest penguin, emperor penguin




Kernel **A**ddress **I**solation to have **S**ide channels **E**fficiently **R**emoved

 Userspace




Applications



 Kernelspace




Operating System




Memory

Kernel View





User View




context switch

- We published KAISER in July 2017







- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)




- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Microsoft implemented similar concept in Windows 10



- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Microsoft implemented similar concept in Windows 10
- Apple implemented it in macOS 10.13.2 and called it “**Double Map**”



- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Microsoft implemented similar concept in Windows 10
- Apple implemented it in macOS 10.13.2 and called it “**Double Map**”
- All share the same idea: switching address spaces on context switch



WAIT A MOMENT...

DUPPLICATING EVERYTHING? THAT
SOUNDS REALLY SLOW



- Depends on how often you need to switch between kernel and user space



- Depends on how often you need to switch between kernel and user space
- Can be slow, 40% or more on old hardware



- Depends on how often you need to switch between kernel and user space
- Can be slow, 40% or more on old hardware
- But modern CPUs have additional features



- Depends on how often you need to switch between kernel and user space
- Can be slow, 40% or more on old hardware
- But modern CPUs have additional features
- ⇒ Performance overhead on average below 2%



MELTDOWN




SPECTRE



MELTDOWN



SPECTRE



SPECTRE

- Mistrains branch prediction



- Mistrains branch prediction
- CPU speculatively executes code which should not be executed




- Mistrains branch prediction
- CPU speculatively executes code which should not be executed
- Can also mistrain indirect calls




- Mistrains branch prediction
 - CPU speculatively executes code which should not be executed
 - Can also mistrain indirect calls
- Spectre “convinces” program to execute code







- On Intel and AMD CPUs



- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected



- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches



- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches
- Speculative execution leaves microarchitectural traces which leak secret



PIZZA

A cartoon illustration of a smiling chef wearing a white uniform and a red bandana, holding a large pizza. The background is dark with a stylized sunburst effect.


SPECIAL RECIPES




Prosciutto




Funghi




Diavolo




Diavolo



Diavolo



Diavolo




»A table for 6 please«



Speculative Cooking





›A table for 6 please‹














```
index = 0;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```




```
index = 0;  
char* data = "textKEY";
```



```
index = 0;  
char* data = "textKEY";
```




```
index = 0;  
char* data = "textKEY";
```




```
index = 1;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```




```
index = 1;  
char* data = "textKEY";
```



```
index = 1;  
char* data = "textKEY";
```



```
index = 1;  
char* data = "textKEY";
```




```
index = 2;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```




```
index = 2;  
char* data = "textKEY";
```



```
index = 2;  
char* data = "textKEY";
```




```
index = 2;  
char* data = "textKEY";
```




```
index = 3;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```



```
index = 3;  
char* data = "textKEY";
```



```
index = 3;  
char* data = "textKEY";
```



```
index = 3;  
char* data = "textKEY";
```

if (index < 4)

then



LUT[data[index] * 4096]

0

```
index = 4;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 4;  
char* data = "textKEY";
```



```
index = 4;  
char* data = "textKEY";
```




```
index = 4;  
char* data = "textKEY";
```




```
index = 5;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```




```
index = 5;  
char* data = "textKEY";
```



```
index = 5;  
char* data = "textKEY";
```



```
index = 5;  
char* data = "textKEY";
```




```
index = 6;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

0


```
index = 6;  
char* data = "textKEY";
```




```
index = 6;  
char* data = "textKEY";
```




```
index = 6;  
char* data = "textKEY";
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = fish;
```




```
Animal* a = fish;
```




```
Animal* a = fish;
```



```
Animal* a = fish;
```



```
Animal* a = fish;
```





- Read own memory (e.g., sandbox escape)



- Read own memory (e.g., sandbox escape)
- “Convince” other programs to reveal their secrets



- Read own memory (e.g., sandbox escape)
- “Convince” other programs to reveal their secrets
- Again, a cache attack (Flush+Reload) is used to read the secret



- Read own memory (e.g., sandbox escape)
- “Convince” other programs to reveal their secrets
- Again, a cache attack (Flush+Reload) is used to read the secret
- Much harder to fix, KAISER does not help



- Read own memory (e.g., sandbox escape)
- “Convince” other programs to reveal their secrets
- Again, a cache attack (Flush+Reload) is used to read the secret
- Much harder to fix, KAISER does not help
- Ongoing effort to patch via microcode update and compiler extensions



- Trivial approach: disable speculative execution



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation




- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!




- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?
- Speculative execution is deeply integrated into CPU






- Workaround: insert instructions stopping speculation




- Workaround: insert instructions stopping speculation
→ insert after every bounds check




- Workaround: insert instructions stopping speculation
→ insert after every bounds check
- x86: LFENCE, ARM: CSDB




- Workaround: insert instructions stopping speculation
→ insert after every bounds check
- x86: LFENCE, ARM: CSDB
- Available on all Intel CPUs, retrofitted to existing ARMv7 and ARMv8







- Speculation barrier requires compiler supported



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- Can be automated (MSVC) → not really reliable



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- Can be automated (MSVC) → not really reliable
- Explicit use by programmer: `_builtin_load_no_speculate`

```
// Unprotected

int array[N];

int get_value(unsigned int n) {
    int tmp;

    if (n < N) {
        tmp = array[n]
    } else {
        tmp = FAIL;
    }

    return tmp;
}
```

```
// Unprotected

int array[N];

int get_value(unsigned int n) {
    int tmp;

    if (n < N) {
        tmp = array[n]
    } else {
        tmp = FAIL;
    }

    return tmp;
}
```


```
// Protected

int array[N];

int get_value(unsigned int n) {


    int *lower = array;
    int *ptr = array + n;
    int *upper = array + N;

    return
        __builtin_load_no_speculate
        (ptr, lower, upper, FAIL);
}
```





- Speculation barrier works if affected code constructs are known



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability
- Automatic detection is not reliable



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability
- Automatic detection is not reliable
- Non-negligible performance overhead of barriers

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I


Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I


Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer



Intel released microcode updates


- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer
- Single Thread Indirect Branch Predictors (STIBP):



Intel released microcode updates


- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer
- Single Thread Indirect Branch Predictors (STIBP):
 - Isolates branch prediction state between two hyperthreads

Retpoline (compiler extension)



Retpoline (compiler extension)


```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```



→ always predict to enter an endless loop

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function → performance?

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function → performance?
- On Broadwell or newer:

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function → performance?
- On Broadwell or newer:
 - **ret** may fall-back to the BTB for prediction


Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop


- instead of the correct (or wrong) target function → performance?
 - On Broadwell or newer:
 - **ret** may fall-back to the BTB for prediction
- microcode patches to prevent that




- ARM provides hardened Linux kernel




- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch



- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...



- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...
- ...or workaround (disable/enable MMU)



- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...
- ...or workaround (disable/enable MMU)
- Non-negligible performance overhead ($\approx 200\text{-}300\text{ ns}$)

- Prevent access to high-resolution timer





- Prevent access to high-resolution timer
→ Own timer using timing thread



- Prevent access to high-resolution timer
→ Own timer using timing thread
- Flush instruction only privileged



- Prevent access to high-resolution timer
 - Own timer using timing thread
 - Flush instruction only privileged
 - Cache eviction through memory accesses



- Prevent access to high-resolution timer
 - Own timer using timing thread
 - Flush instruction only privileged
 - Cache eviction through memory accesses
 - Just move secrets into secure world



- Prevent access to high-resolution timer
 - Own timer using timing thread
 - Flush instruction only privileged
 - Cache eviction through memory accesses
 - Just move secrets into secure world
 - Spectre works on secure enclaves



We have ignored software side-channels for many many years:



We have ignored software side-channels for many many years:

- attacks on crypto



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone → “not part of the threat model”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
 - attacks on ASLR → “ASLR is broken anyway”
 - attacks on SGX and TrustZone → “not part of the threat model”
- for years we solely optimized for performance



After learning about a side channel you realize:



After learning about a side channel you realize:


- the side channels were documented in the Intel manual



After learning about a side channel you realize:

- the side channels were documented in the Intel manual
- only now we understand the implications

What do we learn from it?





A unique chance to

- rethink processor design
- grow up, like other fields (car industry, construction industry)
- find good trade-offs between security and performance



- Underestimated microarchitectural attacks for a long time
 - Basic techniques were there for years
- Industry and customers must embrace security mechanisms
 - Run through the same development (for security) as the automobile industry (for safety)
 - It should not be “performance first”, but “security first”



MELTDOWN



SPECTRE



Any Questions?

Factor: Das Unfassbare

Die Geschichte von
Meltdown und Spectre

Michael Schwarz
(@misc0110)