





Venice Chapter

V Conference on Application Security and Modern Technologies

In collaborazione con





Dipartimento di Scienze Ambientali Informatica e Statistica

Venezia, Università Ca' Foscari

6 Ottobre 2017

SACA VENICE Chapter





Hello from the Other Side: Reliable Communication over Cache Covert Channels in the Cloud

Michael Schwarz and Manuel Weber October 6th, 2017

About this presentation

mn ini

This talks shows how caches allow to circumvent the isolation of virtual machines

- It is not about software bugs
- The attack vector is due to hardware design
- We demonstrate a robust covert channel on the Amazon cloud
- And we have a really cool demo at the end

Take aways



Take aways

- Cache-based covert channels are practical and a real threat
- Virtual machines are not a perfect isolation mechanism
- There is no known countermeasure for what we present



Introduction

Whoami



• Manuel Weber

- PhD Student, Graz University of Technology
- Interested in IoT, networks and security
- 🕑 @WeberOnNetworks
- 🖾 manuel.weber@tugraz.at

Whoami



• Michael Schwarz

- PhD Student, Graz University of Technology
- Likes to break stuff
- 🎔 @misc0110
- 🖾 michael.schwarz@iaik.tugraz.at

And the team



The research team

- Clémentine Maurice
- Lukas Giner
- Daniel Gruss
- Carlo Alberto Boano
- Kay Römer
- Stefan Mangard

from Graz University of Technology





What is a covert channel?

• Two programs would like to communicate



What is a covert channel?

• Two programs would like to communicate but are not allowed to do so

mit init



- Two programs would like to communicate but are not allowed to do so
 - either because there is no communication channel...

m

What is a covert channel?

- Two programs would like to communicate but are not allowed to do so
 - either because there is no communication channel...
 - ...or the channels are monitored and programs are stopped on communication attempts

mi ini

What is a covert channel?

- Two programs would like to communicate but are not allowed to do so
 - either because there is no communication channel...
 - ...or the channels are monitored and programs are stopped on communication attempts
- Use side channels and stay stealthy













Synchronization

Communication channel

Cross-VM side channel







CPU Caches



• Main memory is slow compared to the CPU



- Main memory is slow compared to the CPU
- Caches buffer frequently used data



- Main memory is slow compared to the CPU
- Caches buffer frequently used data
- Every data access goes through the cache



- Main memory is slow compared to the CPU
- Caches buffer frequently used data
- Every data access goes through the cache
- Caches are transparent to the OS and the software

Memory access time



Memory access time



Cache hierarchy





- L1 and L2 are private
- Last-level cache is
 - divided into slices
 - shared across cores
 - inclusive

mn mi n



• Location in cache depends on the physical address of data

mn mi n



- Location in cache depends on the physical address of data
- Bits 6 to 16 determine the cache set

mn ini I



- Location in cache depends on the physical address of data
- Bits 6 to 16 determine the cache set
- A cache set has multiple ways to store the data

mn inii I



- Location in cache depends on the physical address of data
- Bits 6 to 16 determine the cache set
- A cache set has multiple ways to store the data
- A way inside a cache set is a cache line, determined by the cache replacement policy





Prime+Probe...



Prime+Probe...

• exploits the timing difference when accessing...



Prime+Probe...

- exploits the timing difference when accessing...
 - cached data (fast)


Prime+Probe...

- exploits the timing difference when accessing...
 - cached data (fast)
 - uncached data (slow)



Prime+Probe...

- exploits the timing difference when accessing...
 - cached data (fast)
 - uncached data (slow)
- is applied to one cache set



Prime+Probe...

- exploits the timing difference when accessing...
 - cached data (fast)
 - uncached data (slow)
- is applied to one cache set
- works across CPU cores as the last-level cache is shared



Step o: Receiver fills the cache (prime)



Step o: Receiver fills the cache (prime)



Step o: Receiver fills the cache (prime)

















Step o: Receiver fills the cache (prime)

Step 1: Sender evicts cache lines by accessing own data

Step 2: Receiver probes data to determine if the set was accessed



Step o: Receiver fills the cache (prime)

Step 1: Sender evicts cache lines by accessing own data

Step 2: Receiver probes data to determine if the set was accessed



Step o: Receiver fills the cache (prime)

Step 1: Sender evicts cache lines by accessing own data

Step 2: Receiver probes data to determine if the set was accessed









We want to build a covert channel which...

• works across virtual machines



- works across virtual machines
- runs on the Amazon cloud



- works across virtual machines
- runs on the Amazon cloud
- is fast (*i.e.*, multiple kB/s)



- works across virtual machines
- runs on the Amazon cloud
- is fast (*i.e.*, multiple kB/s)
- is free of transmission errors



- works across virtual machines
- runs on the Amazon cloud
- is fast (*i.e.*, multiple kB/s)
- is free of transmission errors
- is robust against system noise

Challenges





mi ini



• We do not want to rely on software bugs, they can be patched

mn imi



- We do not want to rely on software bugs, they can be patched
- We want to exploit the hardware

mit ini



- We do not want to rely on software bugs, they can be patched
- We want to exploit the hardware
- Memory is shared between all virtual machines

mit ini



- We do not want to rely on software bugs, they can be patched
- We want to exploit the hardware
- Memory is shared between all virtual machines
 - DRAM

mn ini

- We do not want to rely on software bugs, they can be patched
- We want to exploit the hardware
- Memory is shared between all virtual machines
 - DRAM ightarrow covert channel (Schwarz and Fogh 2016, BlackHat Europe)

mi mi

- We do not want to rely on software bugs, they can be patched
- We want to exploit the hardware
- Memory is shared between all virtual machines
 - DRAM ightarrow covert channel (Schwarz and Fogh 2016, BlackHat Europe)
 - Cache

mi mi

- We do not want to rely on software bugs, they can be patched
- We want to exploit the hardware
- Memory is shared between all virtual machines
 - DRAM ightarrow covert channel (Schwarz and Fogh 2016, BlackHat Europe)
 - Cache \rightarrow this talk!



We can use Prime+Probe for the side channel

• Prime+Probe works with the last-level cache

mn



- Prime+Probe works with the last-level cache
- The last-level cache is shared among all CPU cores

mn



- Prime+Probe works with the last-level cache
- The last-level cache is shared among all CPU cores
- No requirement for any form of shared memory

mit ini

We can use Prime+Probe for the side channel

- Prime+Probe works with the last-level cache
- The last-level cache is shared among all CPU cores
- No requirement for any form of shared memory
- We just need to build eviction sets and negotiate the used cache sets



• We need a set of addresses in the same cache set and same slice



- We need a set of addresses in the same cache set and same slice
- Problem: slice number depends on all bits of the physical address


- We need a set of addresses in the same cache set and same slice
- Problem: slice number depends on all bits of the physical address



• We can build a set of addresses in the same cache set and same slice...



- We need a set of addresses in the same cache set and same slice
- Problem: slice number depends on all bits of the physical address



- We can build a set of addresses in the same cache set and same slice...
- ...without knowing which slice



- We need a set of addresses in the same cache set and same slice
- Problem: slice number depends on all bits of the physical address



- We can build a set of addresses in the same cache set and same slice...
- ...without knowing which slice
- And then remove the addresses of the wrong slices afterwards



- We need a set of addresses in the same cache set and same slice
- Problem: slice number depends on all bits of the physical address



- We can build a set of addresses in the same cache set and same slice...
- ...without knowing which slice
- And then remove the addresses of the wrong slices afterwards

Challenges



Challenges





• For a communication, we have to agree on communication channels



- For a communication, we have to agree on communication channels
- We have to negotiate them dynamically



- For a communication, we have to agree on communication channels
- We have to negotiate them dynamically
- There is always noise on all cache sets



(a) Quiet system



(b) Watching an 1080p video



Quite similar to a wireless communication channel



Figure 2: Noise in wireless channels (Boano et al. 2012)



• Idea: »He who shouts loudest will be heard«





- Idea: »He who shouts loudest will be heard«
- One party generates a lot of "noise" on the channel





- Idea: »He who shouts loudest will be heard«
- One party generates a lot of "noise" on the channel
- The other party monitors the channels





- Idea: »He who shouts loudest will be heard«
- One party generates a lot of "noise" on the channel
- The other party monitors the channels
- Correct channel if the noise level never falls below a certain value





Figure 3: Jamming agreement in wireless channels (Boano et al. 2012)













































Receiver Eviction Sets












Jamming Agreement



Jamming Agreement



Jamming Agreement





Sender	



Receiver











Receiver















Receiver









Why don't we just take the file...



...and put it into the channel?

















Challenges



Challenges





What we see are mostly synchronization errors



Normal transmission



What we see are mostly synchronization errors



Deletion errors due to receiver not scheduled



What we see are mostly synchronization errors



Insertion errors due to sender not scheduled



Only sometimes substitution errors which can be corrected



Substitution errors due to unrelated noise



To cope with deletion errors, we use a request-to-send scheme.



To cope with deletion errors, we use a request-to-send scheme.

• Transmission uses packets





12 bits



To cope with deletion errors, we use a request-to-send scheme.

• Transmission uses packets with 3-bit sequence numbers





To cope with deletion errors, we use a request-to-send scheme.

• Transmission uses packets with 3-bit sequence numbers



• Receiver acknowledges by requesting the next sequence number



Important observation: insertion errors are almost always 'o's.



Important observation: insertion errors are almost always '0's.

• Detecting additional 'o's detects (many) insertion errors



Important observation: insertion errors are almost always '0's.

- Detecting additional 'o's detects (many) insertion errors
- We need an error detection code

Physical layer word	Data	SQN
	12 bits	3 bits



Important observation: insertion errors are almost always '0's.

- Detecting additional 'o's detects (many) insertion errors
- We need an error detection code $\, \rightarrow \, \text{Berger}$ codes

Physical layer word	Data	SQN	EDC
:	12 bits	3 bits	4 bits



Important observation: insertion errors are almost always '0's.

- Detecting additional 'o's detects (many) insertion errors
- We need an error detection code $\, \rightarrow \, \text{Berger}$ codes



• Count the number of 'o's in a word



Important observation: insertion errors are almost always '0's.

- Detecting additional 'O's detects (many) insertion errors
- We need an error detection code $\, \rightarrow \, \text{Berger}$ codes



- Count the number of 'o's in a word
- Side effect: there is no 'o'-word anymore



Important observation: insertion errors are almost always 'o's. Achievement unlocked Detect Interrupts Physical layer word
Data
SQN
EDC
12 bits
3 bits
4 bits

- Count the number of 'o's in a word
- Side effect: there is no 'o'-word anymore
































Without synchronization

















CAN YOU ENHANCE THAT



CSI:Cache

CAN YOU ENHANCE THAT

Challenges



Challenges





• Substitution errors can be corrected using forward error correction



- Substitution errors can be corrected using forward error correction
 - We use wide-spread Reed-Solomon codes



- Substitution errors can be corrected using forward error correction
 - We use wide-spread Reed-Solomon codes
 - Packets made of symbols



- Substitution errors can be corrected using forward error correction
 - We use wide-spread Reed-Solomon codes
 - Packets made of symbols
 - Symbol size: 12 bits ("RS-word")



- Substitution errors can be corrected using forward error correction
 - We use wide-spread Reed-Solomon codes
 - Packets made of symbols
 - Symbol size: 12 bits ("RS-word")
 - Packet size: 4095 symbols (= $2^{symbol} 1$)



- Substitution errors can be corrected using forward error correction
 - We use wide-spread Reed-Solomon codes
 - Packets made of symbols
 - Symbol size: 12 bits ("RS-word")
 - Packet size: 4095 symbols (= $2^{symbol} 1$)
 - Packet consists of actual message and error correction symbols



RS codes are a simple matrix multiplication





RS codes are a simple matrix multiplication

Γ	1	0	0	0
	0	1	0	0
	0	0	1	0
	0	0	0	1
	x_{00}	x_{01}	x_{02}	<i>x</i> ₀₃
	x_{10}	x_{11}	x_{12}	x_{13}

$$imes egin{bmatrix} d_0 \ d_1 \ d_2 \ d_3 \end{bmatrix}$$



RS codes are a simple matrix multiplication

Γ	1	0	0	0]
	0	1	0	0
	0	0	1	0
	0	0	0	1
3	x_{00}	x_{01}	x_{02}	x_{03}
5	x_{10}	x_{11}	x_{12}	x_{13}

$$imes egin{bmatrix} d_0 \ d_1 \ d_2 \ d_3 \end{bmatrix}$$

-	_
-	_





















• Better safe than sorry: 10% error-correcting code



- Better safe than sorry: 10% error-correcting code
- 3686 data symbols and 409 error correction symbols





- Better safe than sorry: 10% error-correcting code
- 3686 data symbols and 409 error correction symbols

















Comparison of transmission speeds (in kbit/s)



433








Error correction



Comparison of transmission speeds (in kbit/s)



Challenges



Challenges







• The covert channel is fast and error free





- The covert channel is fast and error free
- We want it to be useful





- The covert channel is fast and error free
- We want it to be useful
- A remote shell without network access would be really nice...





- The covert channel is fast and error free
- We want it to be useful
- A remote shell without network access would be really nice...







- The covert channel is fast and error free
- We want it to be useful
- A remote shell without network access would be really nice...



• Prerequisites: just TCP







Last Level Cache (LLC)















































Noise	Connection
No noise	



Noise	Connection
No noise	1
stress -m 8 on third VM	1



Noise	Connection
No noise	 Image: A second s
stress -m 8 on third VM	1
Web server on third VM	1



Noise	Connection
No noise	✓
stress $-m$ 8 on third VM	1
Web server on third VM	1
Web server on all VMs	1



Noise	Connection
No noise	1
stress -m 8 on third VM	1
Web server on third VM	1
Web server on all VMs	1
stress -m 1 on server side	unstable



Noise	Connection
No noise	1
stress -m 8 on third VM	1
Web server on third VM	1
Web server on all VMs	1
stress -m 1 on server side	unstable

Telnet also works with occasional corrupted bytes with stress -m 1

Challenges









Conclusion

Sound Bytes



- Cache covert channels are practical
- We can get a noise-free and fast channel, even in the cloud
- Noise does not protect against covert channels

Try it!



Is my cloud (provider) vulnerable?



O https://github.com/IAIK/CJAG





What you just saw



We extended Amazon's product portfolio

What you just saw



We extended Amazon's product portfolio

amazon.com Prime

What you just saw



We extended Amazon's product portfolio

amazon.com Prime+Probe



Hello from the Other Side: **Reliable Communication over Cache Covert Channels in**

Michael Schwarz and Manuel Weber

• https://github.com/IAIK/CJAG

Bibliography I



References

Boano, Carlo Alberto et al. (2012). "Jag: Reliable and predictable wireless agreement under external radio interference". In: IEEE 33rd Real-Time Systems Symposium (RTSS).
Schwarz, Michael and Anders Fogh (2016). "DRAMA: How your DRAM becomes a security problem". In: Black Hat Europe 2016.

CPU Cache in Detail



CPU Cache in Detail





CPU Cache in Detail




CPU Cache in Detail







• ACKs need error detection as well



- ACKs need error detection as well
- Hadamard codes can detect and correct errors



- ACKs need error detection as well
- Hadamard codes can detect and correct errors
- Used in very noisy channels \rightarrow can detect if up to $\frac{1}{2}$ of the bits changed



- ACKs need error detection as well
- Hadamard codes can detect and correct errors
- Used in very noisy channels \rightarrow can detect if up to $\frac{1}{2}$ of the bits changed
- Disadvantage: large codewords $\rightarrow k$ bits encoded to 2^k bits