

Spectre and Meltdown on x86 and ARM

Michael Schwarz, Moritz Lipp, Stefan Mangard

15.02.2018

www.iaik.tugraz.at



- Meltdown and Spectre are two CPU vulnerabilities



- Meltdown and Spectre are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams



- Meltdown and Spectre are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams
- Due to an embargo, released at the beginning of 2018



- Meltdown and Spectre are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams
- Due to an embargo, released at the beginning of 2018
- News coverage followed by a lot of panic

FOX
BUSINESS
WASHINGTON, D.C.

WASHINGTON, D.C.

FOX
BUSINESS
NETWORK

NEWS
ALERT

INTEL REVEALS DESIGN FLAW THAT
COULD ALLOW HACKERS TO ACCESS DATA



@FOXBUSINESS

WINTER STORM





DEVELOPING STORY

COMPUTER CHIP FLAWS IMPACT BILLIONS OF DEVICES

LIVE



DAX ▲ 164.69

NEWS STREAM





SECURITY FLAW REVEALED

Intel (Prev)

45.26 -1.59 [-3.39%]

Intel (After Hours)

44.85 -0.41 [-0.91%]

**CAPITAL
CONNECTION**

SHROUT: ISSUE NOT UNIQUE TO
INTEL, BUT IT'S AFFECTED THE MOST

CNBC

A lot of confusion fueled the panic

- Which CPUs/vendors are affected?





A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?
- How hard is it to exploit the vulnerabilities?



A lot of confusion fueled the panic


- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?
- How hard is it to exploit the vulnerabilities?
- Is it already exploited?

Let's try to clarify these questions




MELTDOWN


- Kernel is isolated from user space




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel
- There is only a well-defined interface → **syscalls**




- Breaks isolation between applications and kernel




- Breaks isolation between applications and kernel
- User applications can access kernel addresses




- Breaks isolation between applications and kernel
- User applications can access kernel addresses
- Entire physical memory is mapped in the kernel




- Breaks isolation between applications and kernel
 - User applications can access kernel addresses
 - Entire physical memory is mapped in the kernel
- Meltdown can read whole DRAM







- Only on Intel CPUs and some unreleased ARM_s (Cortex A75)




- Only on Intel CPUs and some unreleased ARM^s (Cortex A75)
- AMD and other ARM^s seem to be unaffected




- Only on Intel CPUs and some unreleased ARM^s (Cortex A75)
- AMD and other ARM^s seem to be unaffected
- Common cause: permission check done in parallel to load instruction




- Only on Intel CPUs and some unreleased ARM^s (Cortex A75)
- AMD and other ARM^s seem to be unaffected
- Common cause: permission check done in parallel to load instruction
- Race condition between permission check and dependent operation(s)




- Meltdown variant: read privileged registers



- Meltdown variant: read privileged registers
- Limited to some registers, no memory content





- Meltdown variant: read privileged registers
- Limited to some registers, no memory content
- Reported by ARM




- Meltdown variant: read privileged registers
- Limited to some registers, no memory content
- Reported by ARM
- Affects some ARMs (Cortex A15, A57, and A72)

- Meltdown requires code execution on the device (e.g. Apps)







- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device




- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely



- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely
- Proof-of-concept code available online



- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely
- Proof-of-concept code available online
- No info about environment required → easy to reproduce



SPECTRE

- Mistrains branch prediction



- Mistrains branch prediction
- CPU speculatively executes code which should not be executed




- Mistrains branch prediction
- CPU speculatively executes code which should not be executed
- Can also mistrain indirect calls




- Mistrains branch prediction
 - CPU speculatively executes code which should not be executed
 - Can also mistrain indirect calls
- Spectre “convinces” program to execute code







- On Intel and AMD CPUs



- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected





- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches




- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches
- Speculative execution leaves microarchitectural traces which leak secret

- Spectre requires code execution on the device (e.g. Apps)







- Spectre requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets



- Spectre requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser)





- Spectre requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser)
- Proof-of-concept code available online



- Spectre requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser)
- Proof-of-concept code available online
- Info about environment required → hard to reproduce



Background

```
printf("%d", i);  
printf("%d", i);
```




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss



```
printf("%d", i);  
printf("%d", i);
```

Cache miss
Cache hit




DRAM access,
slow

`printf("%d", i);`

`printf("%d", i);`

Cache miss

Cache hit



DRAM access,
slow


`printf("%d", i);`

`printf("%d", i);`

Cache miss

Cache hit

No DRAM access,
much faster




Shared Memory


ATTACKER


flush
access


VICTIM


access






















Out-of-order Execution

*7. Serve with cooked
and peeled potatoes*





Wait for an hour





Wait for an hour

LATENCY

*1. Wash and cut
vegetables*

*2. Pick the basil leaves
and set aside*

*3. Heat 2 tablespoons of
oil in a pan*

*4. Fry vegetables until
golden and softened*



Dependency

1. Wash and cut vegetables
2. Pick the basil leaves and set aside
3. Heat 2 tablespoons of oil in a pan
4. Fry vegetables until golden and softened


Parallelize



```
int width = 10, height = 5;

float diagonal = sqrt(width * width
                      + height * height);
int area = width * height;

printf("Area %d x %d = %d\n", width, height, area);
```



We are ready for the gory details of Meltdown

```
char data = *(char*)0xffffffff81a000e0;  
printf("%c\n", data);
```



```
char data = *(char*)0xffffffff81a000e0;  
printf("%c\n", data);
```



```
segfault at ffffffff81a000e0 ip 0000000000400535  
sp 00007ffce4a80610 error 5 in reader
```



```
char data = *(char*)0xffffffff81a000e0;  
printf("%c\n", data);
```

```
segfault at ffffffff81a000e0 ip 0000000000400535  
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are not accessible



```
char data = *(char*)0xffffffff81a000e0;  
printf("%c\n", data);
```

```
segfault at ffffffff81a000e0 ip 0000000000400535  
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are not accessible
- Are privilege checks also done when executing instructions out of order?

- Adapted code



```
* (volatile char*) 0;  
array[84 * 4096] = 0; // unreachable
```



- Adapted code


```
* (volatile char*)0;  
array[84 * 4096] = 0; // unreachable
```

- Static code analyzer is not happy

warning: Dereference of null pointer
(volatile char)0;



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed
- Exception was only thrown afterwards



- Out-of-order instructions leave microarchitectural traces



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**
- We can indirectly observe the execution of transient instructions



- Combine the two things

```
char data = *(char*)0xffffffff81a000e0;  
array[data * 4096] = 0;
```




- Combine the two things

```
char data = *(char*)0xffffffff81a000e0;  
array[data * 4096] = 0;
```

- Then check whether any part of array is cached




- Flush+Reload over all pages of the array



- Index of cache hit reveals data



- Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough




- Using out-of-order execution, we can read data at any address





- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow



- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory



- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory
- Entire physical memory is typically also accessible in kernel address space







```
if <access in bounds>
```




```
if <access in bounds>
```




```
if <access in bounds>
```




if <access in bounds>




if <access in bounds>




if <access in bounds>




if <access in bounds>




if <access in bounds>




if <access in bounds>



if <access in bounds>



if <access in bounds>




We are ready for the gory details of Spectre


```
index = 0;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```




```
index = 0;  
char* data = "textKEY";
```



```
index = 0;  
char* data = "textKEY";
```



```
index = 0;  
char* data = "textKEY";
```




```
index = 1;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 1;  
char* data = "textKEY";
```



```
index = 1;  
char* data = "textKEY";
```



```
index = 1;  
char* data = "textKEY";
```




```
index = 2;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 2;  
char* data = "textKEY";
```



```
index = 2;  
char* data = "textKEY";
```



```
index = 2;  
char* data = "textKEY";
```




```
index = 3;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 3;  
char* data = "textKEY";
```



```
index = 3;  
char* data = "textKEY";
```



```
index = 3;  
char* data = "textKEY";
```



```
index = 4;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 4;  
char* data = "textKEY";
```



```
index = 4;  
char* data = "textKEY";
```



```
index = 4;  
char* data = "textKEY";
```




```
index = 5;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 5;  
char* data = "textKEY";
```



```
index = 5;  
char* data = "textKEY";
```



```
index = 5;  
char* data = "textKEY";
```




```
index = 6;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```


then




```
LUT[data[index] * 4096]
```

```
0
```


```
index = 6;  
char* data = "textKEY";
```




```
index = 6;  
char* data = "textKEY";
```




```
index = 6;  
char* data = "textKEY";
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = fish;
```




```
Animal* a = fish;
```




```
Animal* a = fish;
```




```
Animal* a = fish;
```



```
Animal* a = fish;
```







- Idea: unmap the kernel in user space



- Idea: unmap the kernel in user space
- Kernel addresses are then no longer present



- Idea: unmap the kernel in user space
- Kernel addresses are then no longer present
- Memory which is not mapped cannot be accessed at all





K_{er}n_el A_{dd}re_ss I_{sol}at_{ion} to have S_{ide} chann_{els} E_{ff}icien_{tly} R_{em}oved


KAISER /'kʌɪzə/

1. [german] Emperor, ruler of an empire
2. largest penguin, emperor penguin




K_{er}nel A_{dd}ress I_{sol}ation to have S_{ide} channels E_{fficiently} R_{emoved}

 Userspace




Applications



 Kernelspace




Operating System




Memory

Kernel View





User View




context switch

- We published KAISER in July 2017







- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)



- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Microsoft implemented similar concept in Windows 10



- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Microsoft implemented similar concept in Windows 10
- Apple implemented it in macOS 10.13.2 and called it "**Double Map**"



- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Microsoft implemented similar concept in Windows 10
- Apple implemented it in macOS 10.13.2 and called it “**Double Map**”
- All share the same idea: switching address spaces on context switch



- Depends on how often you need to switch between kernel and user space



- Depends on how often you need to switch between kernel and user space
- Can be slow, 40% or more on old hardware



- Depends on how often you need to switch between kernel and user space
- Can be slow, 40% or more on old hardware
- But modern CPUs have additional features



- Depends on how often you need to switch between kernel and user space
- Can be slow, 40% or more on old hardware
- But modern CPUs have additional features
- ⇒ Performance overhead on average below 2%



MELTDOWN



SPECTRE



MELTDOWN



SPECTRE



- Does not directly access kernel



- Does not directly access kernel
- “Convinces” other programs to reveal their secrets



- Does not directly access kernel
- “Convinces” other programs to reveal their secrets
- Much harder to fix, KAISER does not help



- Does not directly access kernel
- “Convinces” other programs to reveal their secrets
- Much harder to fix, KAISER does not help
- Ongoing effort to patch via microcode update and compiler extensions



- Trivial approach: disable speculative execution



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation




- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!




- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?




- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?
- Speculative execution is deeply integrated into CPU







- Workaround: insert instructions stopping speculation




- Workaround: insert instructions stopping speculation
→ insert after every bounds check




- Workaround: insert instructions stopping speculation
→ insert after every bounds check
- x86: LFENCE, ARM: CSDB




- Workaround: insert instructions stopping speculation
→ insert after every bounds check
- x86: LFENCE, ARM: CSDB
- Available on all Intel CPUs, retrofitted to existing ARMv7 and ARMv8







- Speculation barrier requires compiler supported



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- Can be automated (MSVC) → not really reliable



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- Can be automated (MSVC) → not really reliable
- Explicit use by programmer: `_builtin_load_no_speculate`

```
// Unprotected

int array[N];

int get_value(unsigned int n) {
    int tmp;

    if (n < N) {
        tmp = array[n]
    } else {
        tmp = FAIL;
    }

    return tmp;
}
```

```
// Unprotected

int array[N];

int get_value(unsigned int n) {
    int tmp;

    if (n < N) {
        tmp = array[n]
    } else {
        tmp = FAIL;
    }


    return tmp;
}
```


```
// Protected

int array[N];


int get_value(unsigned int n) {
    int *lower = array;
    int *ptr = array + n;
    int *upper = array + N;

    return
        __builtin_load_no_speculate
        (ptr, lower, upper, FAIL);
}
```







- Speculation barrier works if affected code constructs are known



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability
- Automatic detection is not reliable



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability
- Automatic detection is not reliable
- Non-negligible performance overhead of barriers

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
 - lesser privileged code cannot influence predictions

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I


Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer



Intel released microcode updates


- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer
- Single Thread Indirect Branch Predictors (STIBP):

O-I-O-I-O
I-O-I-O-I
O-I-O-I-O
I-O-I-O-I

Intel released microcode updates


- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
→ lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer
- Single Thread Indirect Branch Predictors (STIBP):
 - Isolates branch prediction state between two hyperthreads

Retpoline (compiler extension)



Retpoline (compiler extension)


```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```



→ always predict to enter an endless loop

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function → performance?

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function → performance?
- On Broadwell or newer:

Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop

- instead of the correct (or wrong) target function → performance?
- On Broadwell or newer:
 - **ret** may fall-back to the BTB for prediction


Retpoline (compiler extension)

```
push <call_target>
call lf
2:           ; speculation will continue here
lfence        ; speculation barrier
jmp 2b        ; endless loop
1:
    lea 8(%rsp), %rsp ; restore stack pointer
    ret             ; the actual call to <call_target>
```




→ always predict to enter an endless loop


- instead of the correct (or wrong) target function → performance?
 - On Broadwell or newer:
 - `ret` may fall-back to the BTB for prediction
- microcode patches to prevent that




- ARM provides hardened Linux kernel




- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch



- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...



- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...
- ...or workaround (disable/enable MMU)



- ARM provides hardened Linux kernel
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...
- ...or workaround (disable/enable MMU)
- Non-negligible performance overhead ($\approx 200\text{-}300\text{ ns}$)

- Prevent access to high-resolution timer





- Prevent access to high-resolution timer
→ Own timer using timing thread



- Prevent access to high-resolution timer
→ Own timer using timing thread
- Flush instruction only privileged



- Prevent access to high-resolution timer
 - Own timer using timing thread
 - Flush instruction only privileged
 - Cache eviction through memory accesses



- Prevent access to high-resolution timer
 - Own timer using timing thread
 - Flush instruction only privileged
 - Cache eviction through memory accesses
 - Just move secrets into secure world



- Prevent access to high-resolution timer
 - Own timer using timing thread
 - Flush instruction only privileged
 - Cache eviction through memory accesses
 - Just move secrets into secure world
 - Spectre works on secure enclaves

What to do now?





- Is the used hardware even affected?



- Is the used hardware even affected?
- Can untrusted users run code on affected hardware?



- Is the used hardware even affected?
- Can untrusted users run code on affected hardware?
- Is a software attack even in the threat model?



- Is the used hardware even affected?
- Can untrusted users run code on affected hardware?
- Is a software attack even in the threat model?
- Is confidentiality required on the hardware?



We have ignored software side-channels for many many years:



We have ignored software side-channels for many many years:

- attacks on crypto



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone → “not part of the threat model”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
 - attacks on ASLR → “ASLR is broken anyway”
 - attacks on SGX and TrustZone → “not part of the threat model”
- for years we solely optimized for performance



After learning about a side channel you realize:



After learning about a side channel you realize:


- the side channels were documented in the Intel manual



After learning about a side channel you realize:

- the side channels were documented in the Intel manual
- only now we understand the implications

What do we learn from it?







A unique chance to

- rethink processor design
- grow up, like other fields (car industry, construction industry)
- find good trade-offs between security and performance



- Underestimated microarchitectural attacks for a long time
 - Basic techniques were there for years
- Industry and customers must embrace security mechanisms
 - Run through the same development (for security) as the automobile industry (for safety)
 - It should not be “performance first”, but “security first”

Any Questions?

Spectre and Meltdown on x86 and ARM

Michael Schwarz, Moritz Lipp, Stefan Mangard

15.02.2018

www.iaik.tugraz.at